
clk
in_n
rst_n
last_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
last_reg
C
CE
D
Q
PRE
RTL_REG_ASYNC
last1_i
I0
I1
=
O
RTL_EQ
cnt0_i__0
I0[2:0]
V="100" I1[2:0]
<
O
RTL_LT
cnt0_i
I1
I0[2:0]
+
O[2:0]
RTL_ADD
cnt_i__0
S=1'b1 I0
S=default I1
O
S
RTL_MUX
cnt_i
S=1'b1 I0[2:0]
V="001", S=default I1[2:0]
O[2:0]
S
RTL_MUX
cnt_reg[2:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
out_n_i
A[2:0]
O
RTL_ROM
out_n_reg
C
CE
D
Q
PRE
RTL_REG_ASYNC
out_n